



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/623,028

07/17/2003

Derek Shaeffer

15436.928.4.1

8766

22913 7590 02/29/2008  
WORKMAN NYDEGGER  
60 EAST SOUTH TEMPLE  
1000 EAGLE GATE TOWER  
SALT LAKE CITY, UT 84111

EXAMINER

CHERY, DADY

ART UNIT

PAPER NUMBER

2616

MAIL DATE

DELIVERY MODE

02/29/2008

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

<b>Office Action Summary</b>	Application No. 10/623,028	Applicant(s) SHAEFFER ET AL.	
	Examiner Dady Chery	Art Unit 2616	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 17 December 2007.
- 2a) ☐ This action is FINAL.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-30 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-30 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)                                | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                       | 5) <input type="checkbox"/> Notice of Informal Patent Application                       |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

## DETAILED ACTION

### *Response to Amendment*

1. This communication is responsive to the amendment filed on 12/17/2007.

### *Response to Arguments*

1. Applicant's arguments with respect to claims 1-30 have been considered but are moot in view of the new ground(s) of rejection.

### *Claim Rejections - 35 USC § 102*

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) The invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 1- 7, 13 – 20, 25 -27 and 30 are rejected under 35 U.S.C. 102(b) as being anticipated by Chen (US Patent 5,850,422).

Regarding claim 1, Chen discloses a circuit (**Fig. 1,2,3,4 and 6A**) for multiplexing a plurality of data signals (**36**) into an output data stream comprising:

a plurality of circuit elements (**36, 12,14**), wherein a transition of each circuit element of said plurality of circuit elements is clocked by a first clock signal (**Col. 3, lines 52 – 58 clock/data and Col. 3, lines 65 – Col. 4, lines 2**), wherein an output of each circuit element of said plurality of circuit elements comprises an individual (**OP0- OP9**)data signal of said plurality of data signals and wherein said first clock signal is substantially

in-phase with said transition( **Col. 4, lines 14 -16, the VCO 30 operates at the same frequency as the data transfer rate**);

and a selector (**16,52**) coupled to said plurality of circuit elements for sequentially selecting each of said individual data signals to generate said output data stream(**Col. 4, lines 66 – Col. 5, lines 2**), wherein said selector is clocked to control said selecting by a second clock signal (**Col. 5, lines 2 – 9**), wherein said second clock signal is out of phase with respect to said first clock signal by a fixed offset (**Col. 6, lines 10 - 16, the out of phase by a fixed offset is inherent feature of the lead-lag phase detector**)

Regarding claims 2,15 and 26, Chen discloses the circuit as recited in claim 1 wherein said fixed offset comprises a quadrature offset (**Col. 6, lines 11 -14, Lead and Lag output pulse**).

Regarding claims 3 and 16, Chen disclose the circuit as recited in claim 1 wherein said fixed offset comprises a delay (**Col. 6, lines 11 -14, Lag output pulse**). .

Regarding claims 4 and 17, Chen discloses the circuit as recited in claim 3 wherein said delay comprises a quadrature delay (**Col. 6, lines 11 -14, Lead and Lag output pulse**). .

Regarding claims 5 and 18, Chen discloses the circuit as recited in claim 1 further comprising a clock generator (**Fig. 1, 12**) coupled to said selector for generating said fixed offset (**Col. 3, lines 62 – 67**).

Regarding claims 6 and 19, Chen discloses the circuit as recited in claim 5 wherein said clock generator comprises a coupled oscillator circuit (**Fig. 2, 30 Col. 3, lines 62 -63**).

Regarding claims 7, 20 and 27, Chen discloses the circuit as recited in claim 5 wherein said clock generator comprises a divide-by-two circuit (**Fig. 2, 32, Col. 3, lines 62 -63**).

Regarding claims 13 and 30, Chen discloses *the circuit wherein a part of said plurality of circuit elements comprises a flip-flop (Fig. 3)*.

Regarding claim 14, Chen discloses in a circuit (**Fig. 1,2,3,4 and 6A**) comprising a plurality of circuit elements(**36, 12,14**), for providing a data signal with transitions in response to a clock signal and a selector coupled to said plurality of circuit elements for selecting said data signal for an output data stream, a method for multiplexing a plurality of said data signals into an output data stream (**Col. 3, lines 52 – 58 clock/data and Col. 3, lines 65 – Col. 4, lines 2 , OP0- OP9**), comprising:

providing first and second clock signals, wherein said second clock signal is out-of-phase with respect to said first clock signal by a fixed offset (**Col. 3, lines 52 – 58 clock/data and Col. 3, lines 65 – Col. 4, lines 2**),;

clocking said circuit elements with said first clock signal to control said transitions of said data signal (**Col. 4, lines 66 – Col. 5, lines 2**),;

Clocking said selector with said second clock to sequentially select a plurality of said data signals for said output data stream (**Col. 5, lines 2 – 9**).

Regarding claim 25, Chen discloses a system for multiplexing a plurality of data signals (**Fig. 1,2,3,4 and 6A**) into an output data stream comprising:

a plurality of circuit elements (**36, 12,14**), wherein a transition of each circuit element of said plurality of circuit elements is clocked by a first clock signal (**Col. 3, lines 52 – 58 clock/data and Col. 3, lines 65 – Col. 4, lines 2**), wherein an output of each circuit element of said plurality of circuit elements comprises an individual (**OP0- OP9**) data signal of said plurality of data signals and wherein said first clock signal is substantially in-phase with said transition( **Col. 4, lines 14 -16, the VCO 30 operates at the same frequency as the data transfer rate**);

a selector (**16,52**) coupled to said plurality of circuit elements for sequentially selecting each of said individual data signals to generate said output data stream (**Col. 4, lines 66 – Col. 5, lines 2**), wherein said selector is clocked to control said selecting by a second clock signal (**Col. 5, lines 2 – 9**), wherein said second clock signal is out of phase with respect to said first clock signal by a fixed quadrature delay (**Col. 6, lines 10 - 16, the out of phase by a fixed offset is inherent feature of the lead-lag phase detector**);

a compensator (**14**) coupled to said selector for compensating for a clock-to-data delay corresponding to said transition of each said circuit element, wherein said second clock signal is transmitted to said selector through said compensator, wherein said

compensator retards said second clock signal to said selector by a compensating delay corresponding to said clock-to-data delay (Col. 5, lines 1 35).

***Claim Rejections - 35 USC § 103***

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

6. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to

consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

7. Claims 8 – 12, 21-24, 28 and 29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Chen in view of Song.

Regarding claims 8, 21, Chen discloses all the limitations of claims 8 and 21, except *the delay comprises a propagation delay*

However, Song teaches *the method said delay comprises a propagation delay* **(Abstract)**.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to consider the propagation delay in order to adjust the phase difference between difference signals **(Abstract)**

Regarding claims 9, 22 and 29, Chen discloses all the limitations of claims 9, 22 and 29, except *the circuit further comprising a section of a transmission medium coupled to said selector wherein said section comprises a particular length, wherein said particular length corresponds to said propagation delay*.

However, Song teaches *the circuit further comprising a section of a transmission medium coupled to said selector wherein said section comprises a particular length, wherein said particular length corresponds to said propagation delay* **(Fig. 2A, Abstract and Col. 4, lines 10 –28)**.



Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to consider the propagation delay in order to adjust the phase difference between difference signals **(Abstract)**

Regarding claim 10, Chen discloses all the limitations of claim 10, except *the circuit further comprising a compensator coupled to said selector for compensating for a clock-to-data delay corresponding to said transition of each said circuit element, wherein said second clock signal is transmitted to said selector through said compensator.*

However, Song teaches *the circuit further comprising a compensator coupled to said selector for compensating for a clock-to-data delay corresponding to said transition of each said circuit element, wherein said second clock signal is transmitted to said selector through said compensator (Fig. 2A, Col. 5, lines 20 - 37).*

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the method teaching by Song into the method taught by Chen for the purpose of compensation of other delays introduced within the signal delay circuit itself **(Abstract)**.

Regarding claims 11 and 28, Chen discloses all the limitation of claims 11 and 28, except *the circuit wherein said compensator retards said second clock signal to said selector by a compensating delay.*

However, Song teaches *the circuit wherein said compensator retards said second clock signal to said selector by a compensating delay (Col. 5, lines 25 – 31).*

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the method teaching by Song into the method taught by Chen for the purpose of compensation of other delays introduced within the signal delay circuit itself **(Abstract)**.

Regarding claim 12, Chen discloses all the limitations of claim 12, except *said compensating delay corresponds to say clock-to-data delay.*

However, Song teaches *wherein said compensating delay corresponds to say clock-to-data delay (Col. 5, lines 20 – 23).*

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the method teaching by Song into the method taught by Chen for the purpose of compensation of other delays introduced within the signal delay circuit itself **(Abstract)**.

Regarding claim 23, Chen discloses all the limitations of claim 23, except *the method further comprising the step of delaying said second clock signal by a compensating delay.*

However, Song teaches *the method further comprising the step of delaying said second clock signal by a compensating delay (Abstract).*

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the method teaching by Song into the method taught by Chen for the purpose of compensation of other delays introduced within the signal delay circuit itself **(Abstract)**.

Regarding claim 24, Chen disclose all the limitations of claim 24, except *the method wherein said compensating delay corresponds to a delay from said first clock signal to said transitions*.

However, Song teaches *the method wherein said compensating delay corresponds to a delay from said first clock signal to said transitions (abstract)*.

Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the method teaching by Song into the method taught by Chen for the purpose of compensation of other delays introduced within the signal delay circuit itself **(Abstract)**.

### **Conclusion**

8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
9. Miyazaki et al. (US Patent 5,534,805).
10. Williamson et al. (US Patent 7,211,126).

Application/Control Number:  
10/623,028  
Art Unit: 2616


Page 11

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dady Chery whose telephone number is 571-270-1207. The examiner can normally be reached on Monday - Thursday 8 am - 4 pm EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ricky Q. Ngo can be reached on 571-272-3139. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Dady Chery 02/20/2008

  
RICKY Q. NGO  
SUPERVISORY PATENT EXAMINER